

GE-PAC* 30
CONTROL COMPUTER

**MAINTENANCE
MANUAL
30-2
VOLUME 2**

GENERAL  ELECTRIC

GE-PAC 30
CONTROL COMPUTER

**MAINTENANCE
MANUAL**

**30-2
VOLUME 2**

GENERAL  ELECTRIC

MODEL 30-2 MAINTENANCE MANUAL

1. INTRODUCTION

This Volume provides the drawings required to install, operate and maintain the Model 30-2. In addition, installation instructions are provided in this Volume.

2. INSTALLATION PROCEDURE

GENERAL ELECTRIC offers Installation service for the Model 30-2 System at its destination at published rates. To avail yourself of this service, contact your local GENERAL ELECTRIC representative when the system arrives. GENERAL ELECTRIC recommends that all systems be installed by our field service personnel. If GENERAL ELECTRIC installation service is not desired the following procedure should be followed.

CAUTION

To avoid damage to the Model 30-2 or its peripherals, read the following procedure before unpacking, installing, or applying power to the system.

1. Carefully remove each component from its carton or crate, observing any special unpacking instructions included with the component.

CAUTION

If a teletypewriter is included with the system, it must be gripped underneath the main part of its frame. The tape reader must not be used as a grip; it will not support the weight of the teletypewriter.

2. Inspect all components for physical damage.
3. If the system is to be rack mounted, secure the components in the rack. Refer to Sheet 1 of Drawing 70B113025 for mounting information.
4. If the system is received from GENERAL ELECTRIC already mounted in a cabinet or a rack, simply check to assure that the components are securely fastened.
5. If the system was shipped already mounted in a rack or cabinet, it is fully wired. Check that all terminals and connectors are secured properly, and skip steps 6 through 9.

6. If a Display Panel is included with the system, connect the cable to the appropriate positions on the Display Controller mother-board and location 40 on the Control 2 mother-board. (See Sheet 1 of Drawing 70B113025). Connect the power terminals to TB26 on the rear of the card file as shown on sheet 2 of Drawing 70B113025.

CAUTION

The wire color coding may vary on the TB26 terminals, i.e. a blue wire and a gray wire connected to the same terminal. To avoid damaging the equipment, rely on the terminals designations, not wire color when connecting the cables.

7. Connect the power supply cable to TB26 as shown on Sheet 2 of Drawing 70B113025.
8. Connect the power supply cable to TB4 and TB5 on the power supply as shown on sheet 3 of Drawing 70B113025.
9. Connect the AC power cable to TB1 on the power supply as shown on sheet 3 of Drawing 70A113025.
10. Use an ohmmeter to check for shorts between supply voltage terminals on the bus bar, and from the terminals to ground.
11. Assuming that the checks in Step 10 are satisfactory, apply power to the unit. The Model 30-2 Test Program supplied with each system may now be run to check the system's performance.

3. DRAWING INDEX



The following index lists the drawings provided in this basic manual. Note that additional drawings which further describe a particular system may be added at the end of the manual. The basic drawings are bound into the manual in the order listed in the following index.

<u>DRAWING INDEX</u>	<u>DRAWING NUMBER</u>
Display Panel Layout	NONE (REF. DWG)
30-2 Installation Specification	70B113025
Power Cable Wiring Diagram (Desk Top Cabinet)	70B113050
Power Cable Wiring Diagram (Systems Cabinet w/1 Expansion)	70B113052
Power Cable Wiring Diagram (Systems Cabinet w/2 or 3 Expansions)	70B113051
Mother-Board Information Drawing	70B113026
General Purpose Mother-Board Layout	NONE (REF. DWG)
Control and Display Cable Wiring	70C112550

<u>Drawing Title</u>	<u>Drawing Number</u>
emory Standard Interface	70B113000 (Sheets 0A, 1 Thru 7)
eletypewriter Interface functional Schematics	70B113002 (Sheets 0A, 1 Thru 12)
isplay Controller functional Schematics	70B113003 (Sheets 0A, 1 Thru 9)
ead Only Memory Switch	70B113004 (Sheets 0A, 1 Thru 9)
OM Transformer	70B113005 (Sheets 0A, 1 Thru 5)
ROM Transformer	70B113006 (Sheets 0A, 1 Thru 7)
OM Interface	70B113007 (Sheets 0A, 1 Thru 7)
rocessor Functional Schematics 30-2	70B113008 Sheets 0A, 0B, 1 Thru 31)
096 - 16 Bit Memory Block	70B113009 (Sheets 0A, 1 Thru 27)
emory Parity and Protect	70B113010 Sheets 0A, 1 Thru 8)
endor Power Supply Drawings	70B113065 (Sheets 1 Through 7)
rawing Number Conversion	None (Ref. Dwg.)


30-2 ONLY

REGISTER DISPLAY





SPEED CONTROL

MODE CONTROL



30-2 ONLY

MODE CONTROL



RO THRU R14	S	CHARACTERISTIC	FRACTION
-------------	---	----------------	----------

INSTRUCTION	OPERATION CODE	RI/M1	R2/X2
	ADDRESS		D F H B

PROGRAM STATUS WORD	STATUS	CONDITION CODE
	INSTRUCTION ADDRESS	

RO THRU R14	S	INTEGER
R1 THRU R15	S	INTEGER

MEMORY READ/WRITE	ADDRESS
	DATA

DISPLAY 1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
-----------	---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----

DISPLAY 2	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
-----------	---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----

GE-PAC 30

GENERAL ELECTRIC

GE-PAC 30 OPERATORS CONSOLE

PHOENIX ARIZONA

INSTALLATION SPECIFICATION

(3-109 R02 B12)

[illegible][illegible]


John Jay

ISSUED	RE
1969-18-1969 3/1/69	

PRINTS TO: K7-30		
---------------------	--	--

DIST KT-06	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:—				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE CABLE WIRING DIAGRAM POWER-SYSTEM CABINET GE-PAC 30	DWG. NO. (17-039 B06) 70B113052 CONT. ON SHEET F SH. NO. 1
	APPLIED PRACTICES	SURFACES ✓	TOLERANCES ON MACHINED DIMENSIONS FRACTIONS DECIMALS ANGLES + - + - + -				

NOTES: 1. UNLESS OTHERWISE SPECIFIED, ALL LEADS SHALL BE 14 GA. STRANDED WIRE.



MADE BY J. W. Avey	APPROVAL E. G. White	DES. DR	ISSUED	DWG. NO. (17-039 B06) 70B113052 CONT. ON SHEET F SH. NO. 1
ISSUED July 18, 1969	July 17, 69	CNR. DR		


DIST. K7-06	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING —					GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE CABLE WIRING DIAGRAM EXPANSION POWER GE-PAC 30 FCF	DWG. NO. (17-024 ROI B06) 70B113051 CONT. ON SHEET E SH. NO. 1
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS					
		✓	FRACTIONS +	DECIMALS +	ANGLES +			

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING: —				
APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS		
		FRACTIONS	DECIMALS	ANGLES
	✓	+	+	+
		—	—	—

GENERAL ELECTRIC
PROCESS COMPUTER
PHOENIX

TITLE	CABLE WIRING DIAGRAM EXPANSION POWER	
FMF	GE-PAC 30	FCF

DWG. NO. (17-024 RO1 B06)
70B113051
CONT. ON SHEET F SH. NO. 1




1. ALL WIRE SHALL BE
14 GA. STRANDED.

MADE BY R. R. Taylor, JR.	APPROVAL R. R. Taylor, JR.	DES.		REV.	1B	ISSUED													DWG. NO. (17-024 R01 B06)		
ISSUED July 18, 1969	July 17, 69	CHKR.	SR																70B113051		
																		CONT. ON SHEET	F	SH. NO.	1

DWG. NO. (17-024 R01 B06)
70B113051
CONT ON SHEET F SH NO. 1

10B113026
CONT ON SHEET 71 SH NO.



REDUCE TO 12.000 ± .005

OLDER SIZE

REVISIONS	PRINTS TO


ISSUED BY: *Donna E. Papp* JUN 27, 1969
ISSUED

APPROVALS
PROCESS COMPUTER DEPT
PHOENIX, ARIZ.
REF DWG


UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:			
APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS	
	✓	FRACTIONS	DECIMALS
		+	+
		-	-
		ANGLES	
		+	+
		-	-

TITLE
CABLE WIRING & DISPLAY ASM.
FIRST MADE FOR GE-PAC 30

A




REGDSPO NSTRO P5W0 R000 R020 R040 R060
R080 R100 R120 R140 CW1 SW1




S5
REGISTER DISPLAY
(33-012)

B




GND(BK) IND GND DAL001 DAL011
DAL021 DAL031 DAL041 DAL051
DAL061 DAL071 DENB1 CENB1
BENB1 AENB1 VIND P5(R)
10-IND GND
DO
35-038
11 21
31 41
51 61
71 81
VIND
81-+5V




NOTE:
ADD EXTERNAL STRAP
NOT PART OF SWITCH.

S4
SPEED CONTROL
(21-004, REG-LEVEL 0)
(33-013, SW-LEVEL 1)




C



GND (BK)
HTFTO VRFTO RUNO VARO HLTO MRO
ADRSO MWO P5(R)




S3
MODE CONTROL
(33-012)





NO CONNECTION-WIRE TO
END OF CABLE BEYOND S5-
SLEEVE AND TIE BACK.

D



GND(BK)
P5(R)

E




NOTES: 1. UNLESS OTHERWISE SPECIFIED, ALL APPARATUS IS PART OF DISPLAY CONTROLLER, FS 31. (REVISIONS)

2. UNLESS OTHERWISE SPECIFIED, ALL WIRES SHALL BE 30 GA SOLID, NEUTRAL COLOR EXCEPT WHERE NOTED.

MADE BY JUN. 30, 1969
APPROVED BY JUN 26, 1970
PROC. COMP DIV OR DEPT
PHOENIX LOCATION
(17-005 R05 D06)
70C112550
CONT. ON SHEET
SH. NO. 1


DISTR.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING -				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC MEMORY STANDARD INTERFACE FNF GE-PAC 30	DWG. NO. (FS 28) 70B113000	
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS					
		✓	FRACTIONS	DECIMALS				ANGLES
CONT. ON SHEET 2 SH. NO. 1								


MEMORY ADDRESS REGISTER HIGH




MADE BY G. Ellsworth	APPROVAL E. A. White	DES. JUL 18 1969	CHKR. DR	REV. E	DWG. NO. 70B113000 (FS28)	CONT. ON SHEET 2	SH. NO. 1
-------------------------	-------------------------	---------------------	-------------	-----------	---------------------------------	------------------	-----------

MEMORY ADDRESS REGISTER LOW





MEMORY DATA REGISTER LOW



MADE BY <i>G. Ellsworth</i>	JUL. 3, 1969	APPROVAL <i>E. A. White</i>	DES.		REV.	E							DWG. NO. 70B113000	(F528)
ISSUED <i>JUL 18 1969</i>		<i>June 26, 69</i>	CHKR.										CONT ON SHEET 6	SHEET NO. 5

DWT.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING					GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC MEMORY STANDARD INTERFACE FMF GE-PAC 30	DWG. NO (FS28) 70B113000
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS					
		✓	+	+	+			CONT. ON SHEET F SH NO. 7

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R
BACK PANEL MAP															
CONN POS	06														
MOTH. "D	(MSFC)														
VERT. POS	HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS		
	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2
22		P5	GND												
21															
20	MA150A	MA140A	5151												
19	MA130A	MA120A	5141												
18	MA110A	MA100A	5131												
17	MA090A	MA080A	5121												
16	MA070A	MA060A	5111												
15	MA050A	MA040A	5101												
14	MA030A	MA020A	5091												
13	MA010A	MA000A	5081												
12			5071												
11	MS150	MS140	5061												
10	MS130	MS120	5051												
09	MS110	MS100	5041												
08	MSC90	MSC80	5031												
07	MS070	MS060	5021												
06	MS050	MS040	5011												
05	MS030	MS020	5001												
04	MSC10	MS000													
03			LMA10												
02			LMA00												
01			CWRO												
00		P5	GND												
22		P5	GND												
21	STR10	BRO	CLOE												
20	HLFO	XRO	UMLO												
19	WRFO	WRO	UMDHO												
18	SCLRO	WCO	LMDLO												
17	MEDVOE	MDAVOR	LMDHO												
16	MEYIA		B150												
15	SPARC	MDHRO	B140												
14	MEVI	C.FARO	B130												
13	MDLRO		B120												
12			B110												
11	MD150	MD140	B100												
10	MD130	MD120	B090												
09	MD110	MD100	B080												
08	MD090	MD080	B070												
07	MD070	MD060	B060												
06	MD050	MD040	B050												
05	MD030	MD020	B040												
04	MD010	MD000	B030												
03	SP5	SP4	B020												
02	SP3	SP2	B010												
01	SP1	SP0	B000												
00		P5	GND												

MADE BY G. Ellsworth	JUN 17, 1969	APPROVAL E. A. White	DES. June 26, 69	CHKR. QR	E										
ISSUED JUL 18 1969															
										DWG. NO (FS28) 70B113000		CONT. ON SHEET F SH NO. 7			

GENERAL ELECTRIC
PROCESS COMPUTERS
PHOENIX ARIZONA

TITLE

FUNCTIONAL SCHEMATIC, TELETYPE INTERFACE

DRAWING NUMBER	70B113002	CONT.	0A	PAGE	0
FIRST MADE FOR					
GE-PAC 30 PROJECT					
(FS29)					

[illegible][illegible]

(FS29)

MADE BY
G. Ellsworth JUN. 17, '69

APPROVAL
G. A. White
June 26, 1967

REV.	B
------	---

DWG. NO.	70B113002	CONT.	PAGE
PRINTS TO:	K7-08		0

DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING										GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC TELETYPE INTERFACE FMF GE-PAC 30	DWG. NO. (FS29) 70B113002 CONT. ON SHEET 1 SH NO. 0A
	APPLIED PRACTICES		SURFACES		TOLERANCES ON MACHINE DIMENSIONS								
			✓		FRACTIONS		DECIMALS		ANGLES				

SHEET INDEX

SUPPORTING INFORMATION


CONTENTS	SHEET NO.	SHEET ISSUE																			
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
SHEET INDEX	0A	/																			
SUPPORTING INFORMATION																					
DAL RCVR & ADDRESS CIRCUIT	1	/																			
DAL BUS DRIVERS & ACK ADDRESS GATES	2	/																			
CONT. LINE RCVR & GATES ATN/EBL CKT	3	/																			
DATA SHIFT REGISTER	4	/																			
TIMER & EDC GATES	5	/																			
CONTROL CIRCUITS	6	/																			
TTY COUPLER CIRCUITS	7	/																			
TTY POWER CONTROL	8	/																			
STATUS & DRL GATES	9	/																			
CMD GATES & FLOPS, BSY LOGIC	10	/																			
BACK PANEL MAP	11	/																			
BLOCK DIAGRAM	12	/																			


CATEGORY	PART NO.
MOTHER BOARD TTY INTERFACE:	
WITHOUT PWR CONTROL	32-062 R01 F01
WITH PWR CONTROL	32-062 R01 F02

SHEET INDEX NOTES:

1. CHANGES ON THIS DRAWING SHALL REQUIRE ONLY THE REISSUE OF SHEETS AFFECTED.
2. THE ISSUE OF THIS SHEET SHALL DETERMINE THE LATEST ISSUE OF THIS DRAWING.

MADE BY G. Ellsworth	APPROVAL E. A. White	DES. DES.	REV. B																		
ISSUED JUN 18 1969	June 26, 69	CHKR. DR																			
DWG. NO. (FS29) 70B113002 CONT. ON SHEET 1 SH NO. 0A																					





DIST.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING --

APPLIED PRACTICES

SURFACES

TOLERANCES ON MACHINED DIMENSIONS

FRACTIONS

DECIMALS

ANGLES

V

+

+

+

GENERAL ELECTRIC

PROCESS COMPUTER
PHOENIXTITLE FUNCTIONAL SCHEMATIC
TELETYPE INTERFACE
FMT GE-PAC 30


DWG. NO. (FS29)

70B113002

CONT. ON SHEET 7

SH. NO. 6

CONTROL CIRCUITS

MADE BY
G. Ellsworth JUN. 17, '69APPROVAL
E. G. White
June 26, '69

DES.

CHKR.

OR

B

DWG. NO. (FS29)


70B113002

CONT. ON SHEET 7

SH. NO. 6

JUL 18 1969

TTY COUPLER CIRCUITS



MADE BY
G. Ellsworth JUN 17, 69
 ISSUED JUL 18 1969


APPROVAL
E. a. White
 June 26, 69

DES.
 CHKR. **DR**

REV. **B**

DWG. NO (FS 29)
70B113002
 CONT ON SHEET 8 SH NO. 7


DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC TELETYPE INTERFACE FMF GE-PAC 30	DWC NO (FS 29) 70B113002	CONT. ON SHEET 9	SH NO 8
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS						
		✓	FRACTIONS	DECIMALS	ANGLES				



MADE BY E. Ellsworth	JAN 17, '69	APPROVAL E. A. White	JUNE 26, 69	DES. OR	CHKR. OR	REV. B	DWG. NO. 70B113002	CONT. ON SHEET 9	SH NO. 8
-------------------------	-------------	-------------------------	-------------	------------	-------------	-----------	-----------------------	------------------	----------

DWG. NO. (FS29)
70C113002
CONT ON SHEET 12 SH NO. 11

BLOCK DIAGRAM



**PROCESS COMPUTERS
PHOENIX ARIZONA**

TITLE	PHOENIX, ARIZONA
FUNCTIONAL SCHEMATIC, DISPLAY CONTROLLER	

DRAWING NUMBER	70B113003	CONT.	PAGE
		0A	0
FIRST MADE FOR			
GE-PAC 30 PROJECT			
(FS31)			


[illegible][illegible]

(FS31)

MADE BY <i>E. Ellsworth</i>	JUN 17, '69	APPROVAL <i>E. A. White</i>
ISSUED <i>July 18, 1969</i>		<i>June 25, 1969</i>


DWG. NO.	CONT.	PAGE
70B113003	0A	0
PRINTS TO: K7-08		

DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING --				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC DISPLAY CONTROLLER FNF GE-PAC 30	DWG NO (FS31) 70B113003 CONT ON SHEET 2 SH NO 1
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINING DIMENSIONS				
		✓	FRACTIONS	DECIMALS			




DESIGNED BY <i>S. G. White</i> JUN 17 1969	APPROVAL <i>S. G. White</i> June 25, 69	DES. CHKD <i>DR</i>	REV. B	DWG. NO (FS31) 70B113003 CONT ON SHEET 2 SH NO 1
--	---	---------------------------	-----------	--

DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING -				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC DISPLAY CONTROLLER F&P GE-PAC 30	DWG NO (FS 31) 70B113003 CONT ON SHEET 3 SH NO 2
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS				
		✓	FRACTIONS	DECIMALS			



MADE BY E. Ellsworth JUN. 17, 69	APPROVAL E. a. white June 25, 69	DES. CHKR. <i>AR</i>	REV. B	DWG. NO. (FS 31) 70B113003 CONT ON SHEET 3 SH NO. 2
-------------------------------------	--	-------------------------	-----------	---



MADE BY
E. Ellsworth JUN. 17, 69
ISSUED
JUL 18 1969

APPROVAL
E. A. White
June 25, 69

DES.		REV.
CHKR.	<i>[Signature]</i>	

DWG. NO. (FS31)
70B113003
CONT ON SHEET 4 SH NO 3


DIST.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING --
APPLIED PRACTICES SURFACES TOLERANCES ON PLACED DIMS USE
FRACTIONS DECIMALS ANGLES
+ + + +

GENERAL ELECTRIC
PROCESS COMPUTER
PHOENIX

TITLE FUNCTIONAL SCHEMATIC
DISPLAY CONTROLLER
GE-PAC 30

DWG. NO. (F-531)
70B13003
CONT. ON SHEET 5 SH. NO. 4




MADE BY
C. E. Blumrich JUN. 17, '69
ISSUED
JUL 18 1969

APPROVAL
E. A. W. Kite
June 25, 69
DES. CHMR. DR


REV. B

DWG. NO. (F-531)
70B13003
CONT. ON SHEET 5 SH. NO. 4


DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING -				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC DISPLAY CONTROLLER GE-PAC 30	DWG NO (FS31) 70B113003
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS				
		✓	FRACTIONS	DECIMALS			
			+	+	+		CONT. ON SHEET 6 SH NO 5




MADE BY G. Ellsworth JUN. 17, 69	APPROVAL E. A. White June 25, 69	DES. LARR	REV. B	DWG NO (FS31) 70B113003
JUL 18 1969				CONT. ON SHEET 6 SH NO 5



NOTES: 1. UNLESS OTHERWISE SPECIFIED, APPARATUS IS PART OF CONTROL PANEL.





NOTES:
 1. APPARATUS PART OF DISPLAY INDICATOR BOARD, DO.
 2. VOLTAGE P5 TO ALL IC PACKS, TERM. 14; IND GRD TO
 ALL 19-005 IC PACKS, TERM. 7; GRD TO ALL 19-003
 IC PACKS, TERM. 7.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING		TOLERANCES ON MACHINED DIMENSIONS		GENERAL ELECTRIC		TITLE FUNCTIONAL SCHEMATIC		DWG NO (FS31)	
APPLIED PRACTICES	SURFACES	FRACTIONS	DECIMALS	ANGLES	PROCESS COMPUTER	DISPLAY CONTROLLER		70B113003	
	✓	+	+	+	PHOENIX	FNF GE-PAC 30		CONT ON SHEET F SH NO 9	

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R
1	BACK PANEL MAP														
	CCN V POS	21													
	MC H BD	DSP													
	VERT POS	HORIZ POS		HORIZ POS		HORIZ POS		HORIZ POS		HORIZ POS		HORIZ POS		HORIZ POS	
		0 1 2		0 1 2		0 1 2		0 1 2		0 1 2		0 1 2		0 1 2	
2	22														
	21														
	20														
	19														
	18														
	17														
	16														
3	15														
	14														
	13														
	12														
	11														
	10														
4	09														
	08														
	07														
	06														
	05														
	04														
	03														
5	02														
	01														
	00														
6	22	PS	GND												
	21														
	20		ENBCO												
	19	ENGL0	ESNCO												
	18	CATNO	FSNCO												
	17	SCLRO	ARSTI												
	16		SWATLO												
	15	SYNO	ATNO												
	14														
7	13	SRO	CLO70												
	12	DRO	CLO60												
	11	DAG	WKRT0												
	10	ADR50	CMDO												
	09	DRLO30	DRLO70												
	08	DRLO20	DRLO60												
8	07	DRLO10	DRLO50												
	06	DRLO00	DRLO40												
	05	DAL030	DAL070												
	04	DAL020	DAL060												
	03	DAL010	DAL050												
	02	DAL000	DAL040												
9	01	PIS	NIS												
	00	PS	GND												

MADE BY E. A. White	APPROVAL E. A. White	DES. June	CHKR. OR	REV. B											
MADE BY E. A. White JUN. 18, '69 ISSUED JUL 18 1969										DWG. NO (FS31) 70B113003 CONT ON SHEET F SH NO 9					

**PROCESS COMPUTERS
PHOENIX ARIZONA**

READ ONLY MEMORY SWITCH

(FS 38)

REVISION STATUS

[illegible]

REISSUED

29 Richard

MADE BY
G. Ellsworth JUN. 18, '69

APPROVAL

DR
E. G. White
JUNE 26, 69

W.

e

(FS 38)

DWG. NO.	70B113004
----------	-----------

CONT.	PAGE
QA	0

PRINTS
TO: K7-08

PCF 2002

DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING			 GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TOLERANCES ON MACHINED DIMENSIONS		TITLE FUNCTIONAL SCHEMATIC		DWG NO. (FS 38)	
	APPLIED PRACTICES	SURFACES	FRACTIONS		DECIMALS	ANGLES	READ ONLY MEMORY SWITCH		70B113004	
		✓	+		+	+	FME GE-PAC 30		CONT. ON SHEET 1 SH NO. OA	

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R
1	SHEET INDEX														
2															
3															
4															
5															
6															
7															
8															
9															


SUPPORTING INFORMATION	
CATEGORY	PART NO.
MOTHER BOARD	
ROM SWITCH	
(MOD 2 & MOD 3)	32-068F02
ROM SWITCH	
(MOD 4)	32-068F01R05


SHEET INDEX NOTES:


1. CHANGES ON THIS DRAWING SHALL REQUIRE ONLY THE REISSUE OF SHEETS AFFECTED.
2. THE ISSUE OF THIS SHEET SHALL DETERMINE THE LATEST ISSUE OF THIS DRAWING.


MADE BY <i>G. Ellsworth</i>	APPROVAL <i>E. A. White</i>	DES. <i>DR</i>	CHKR. <i>DR</i>	REV <i>C</i>	DATE <i>JUN. 18, '69</i>	JUL 18 1969	DWG. NO. (FS 38) 70B113004	CONT. ON SHEET 1 SH NO. OA
--------------------------------	--------------------------------	-------------------	--------------------	-----------------	-----------------------------	-------------	--------------------------------------	----------------------------

"X" SWITCH SELECT











DWT.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING--				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC READ ONLY MEMORY SWITCH PMF GE-PAC 30	DWG. NO. (FS38) 70B113004 CONT. ON SHEET 8 SH. NO. 7
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS				
		✓	FRACTIONS +	DECIMALS +	ANGLES +		



MADE BY E. E. Elsworth	JUN. 23, '69	APPROVAL E. G. White	DES. JUL 18 1969	CHKR. DR	REV. C	DWG. NO. (FS38) 70B113004 CONT. ON SHEET 8 SH. NO. 7
---------------------------	--------------	-------------------------	---------------------	-------------	-----------	--


DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING --				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC READ ONLY MEMORY SWITCH FHF GE-PAC 30 FCF	DWG NO (FS 38) 70B113004 CONT. ON SHEET 9 SH NO. 8
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS				
		✓	FRACTIONS +	DECIMALS +			




NOTES:
1. DO NOT EQUIP FOR
MOD 30-01

MADE BY JUN. 23, 69	APPROVAL E. G. White JUL 18, 69	DES. C	CHKR. CR	DWG. NO. (FS 38) 70B113004 CONT. ON SHEET 9 SH NO. 8
------------------------	---------------------------------------	-----------	-------------	--

"DX" SWITCH SELECT



NOTES:
 1. DC NOT EQUIP FOR MOD 30-01
 2FS40




MADE BY
S. Ellsworth JUN. 23, '69
JUL 18 1969

APPROVAL
E. A. White
June 26, '69

DES. C
CHKR. QR

DWG. NO. (FS38)
70B113004
CONT. ON SHEET 11



MADE BY
G. Ellsworth

DATE
JUL 18 1969

APPROVAL
E. G. White

DATE
June 26, 69

DES
DR

CHKR
DR

REV
C

LWG. NO (FS38)
70B113004

CONT ON SHEET 12 SH NO 11

C							DWG. NO. (F5-38) 70BII3004 CONT. ON SHEET 12 SH. NO. 12
---	--	--	--	--	--	--	---


APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS		
	✓	FRACTIONS	DECIMALS	ANGLES
		+	+	+
		-	-	-

GENERAL ELECTRIC
PROCESS COMPUTER
PHOENIX

FUNCTIONAL SCHEMATIC
READ ONLY MEMORY SWITCH
FMF GE-PAC 30

(FS38)
70B113004
CONT. ON SHEET F SH NO 13

BLOCK DIAGRAM



NOTE 1

MADE BY
G. S. L. JUN. 23, 69
ISSUED
JUL 18 1969

APPROVAL

DES.
CHKR. *GR*

REV. C

DWG. NO. (FS38)
70B113004
CONT. ON SHEET F SH NO 13

**PROCESS COMPUTERS
PHOENIX ARIZONA**

TITLE	FUNCTIONAL	SCHEMATIC
	ROM	TRANSFORMER

DRAWING NUMBER	70B113005	CONT.	PAGE
FIRST MADE FOR	GE-PAC 30	0A	0

(FS39)

[illegible][illegible]

MADE BY <i>E. Ellsworth JUN. 23, 69</i>	APPROVAL <i>E. G. White</i>	REV.
ISSUED <i>July 18, 1969</i>	<i>June 26, 69</i>	

DWG. NO.	70B113005	CONT.	PAGE
PRINTS TO:	K7-08	0A	0

SHEET INDEX


[illegible]


SUPPORTING INFORMATION

CATEGORY	PART NO
MOTHER BOARD RCM TRANSFORMER (RMT)	32-017R03 32-017F01R05 32-017F02R05 32-017F03R05 32-017F04R05 32-017F05R08


SHEET INDEX NOTES:

1. CHANGES ON THIS DRAWING SHALL REQUIRE ONLY THE REISSUE OF SHEETS AFFECTED.
2. THE ISSUE OF THIS SHEET SHALL DETERMINE THE LATEST ISSUE OF THIS DRAWING.





STROBE LOGIC



MADE BY
G. Ellsworth JUN. 23, 69
 ISSUED JUL 18 1969

APPROVAL
E. A. White
 June 26, 69

DES.
 CHKR *OR*

C


DWG. NO (FS39)
70B113005
 CONT. ON SHEET 4 SH. NO 3

DWG. NO.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING -	GENERAL ELECTRIC	TITLE FUNCTIONAL SCHEMATIC	DWG. NO. (FS39)
	APPLIED PRACTICES	PROCESS COMPUTER PHOENIX	ROM TRANSFORMER	70B113005
	SURFACES	TOLEANCES ON MACHINED DIMENSIONS	PMF GE-PAC 30	CONT. ON SHEET 5
	✓	FRACTIONS DECIMALS ANGLES	PCF	SH. NO. 4

BACK PANEL MAP																		
CONN. DS	OB			RMT			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS		
MCH. BD	RMT			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS		
VERT. POS	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2
22		P5	GND															
21																		
20	CRD005	CRD010																
19	CRD020	CRD030																
18	CRD040	CRD050																
17	CRD060	CRD070																
16	CRD080	CRD090																
15	CRD100	CRD110																
14	CRD120	CRD130																
13	CRD140	CRD150																
12																		
11	SRD140	SRD150	F2RDA0															
10	SRD120	SRD130	F2RDB0															
09	SRD100	SRD110																
08	SRD080	SRD090																
07	SRD060	SRD070																
06	SRD040	SRD050																
05	SRD020	SRD030																
04	SRD000	SRD010																
03																		
02	ROMSTB0																	
01	F2RDA0																	
00	F2RDB0	P5	GND															
22		P5	GND															
21																		
20																		
19																		
18																		
17	YS021	YS011	YS001															
16	YS031	YS021	YS011															
15	YS041	YS031	YS021															
14	YS051	YS041	YS031															
13	YS061	YS051	YS041															
12	YS071	YS061	YS051															
11	YS081	YS071	YS061															
10	YS091	YS081	YS071															
09	YS101	YS091	YS081															
08	YS111	YS101	YS091															
07	YS121	YS111	YS101															
06	YS131	YS121	YS111															
05	YS141	YS131	YS121															
04	YS151	YS141	YS131															
03	YS161	YS151	YS141															
02	YS171	YS161	YS151															
01	YS181	YS171	YS161															
00	YS191	YS181	YS171															

DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:—						GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC ROM TRANSFORMER FMP GE-PAC 30 FCF	DWG. NO. (FS39) 70B113005 CONT. ON SHEET F SH. NO. 5
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS						
		✓	FRACTIONS	DECIMALS	ANGLES				
			+	+	+				

BLOCK DIAGRAM



MADE BY
G. Ellsworth JUN. 23, 69
ISSUED
JUL 18 1969

APPROVAL

DES.
CHKR. OR
REV. C

DWG. NO. (FS39)
70B113005
CONT. ON SHEET F SH. NO. 5

GENERAL ELECTRIC
PROCESS COMPUTERS
PHOENIX ARIZONA

TITLE FUNCTIONAL SCHEMATIC
DROM TRANSFORMER

DRAWING NUMBER	70B113006	CONT.	PAGE
FIRST MADE FOR	GE-PAC 30		
(FS40)			

REVISION STATUS

[illegible]

REISSUED

Issued

MADE BY
E. Elsworth JUN 23, 69

APPROVAL
OK
E.C. White
June 26, 69

—


ISSUED
July 18 1969


(FS 40)


DWG. NO.	70B113006	CONT.	PAGE
PRINTS TO:	K7-08		0

PCE 20E


[illegible]







DWT.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING...				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC DROM TRANSFORMER PMF GE-PAC 30	DWG NO (FS40) 70B113006 CONT. ON SHEET 5 SH NO. 4
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS				
		✓	FRACTIONS	DECIMALS			



MADE BY
JUN. 24 '63
ISSUED
JUL 18 1963

APPROVAL
S. A. White
June 26, 69

DES.


CHKR.

REV. C

DWG. NO (FS40)
70B113006
CONT ON SHEET 5 SH NO. 4

DWT.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING -				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC DROM TRANSFORMER FMT GE-PAC 30	DWG NO (FS40) 70B113006 CONT. ON SHEET 6 SH NO 5	
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS					
		✓	FRACTIONS +	DECIMALS +				ANGLES +

STROBE LOGIC



MADE BY G. Ellsworth JUN. 24, 69 ISSUED JUL 18 1969	APPROVAL E. A. White June 26, 69	DES. CHKR. REV. C	DWG. NO (FS40) 70B113006 CONT. ON SHEET 6 SH NO 5
--	--	-------------------------	---

DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING					GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC DROM TRANSFORMER PMW GE-PAC 30	DWG NO (FS40) 70B113006 CONT. ON SHEET 7 SH NO 6
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS					
		✓	FRACTIONS	DECIMALS	ANGLES			

BACK PANEL MAP

CONN POS	09																	
MOTH. BD	DROM																	
VERT. POS	HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS		
	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2
22		P5	GND															
21	CRD000	CRD010																
20	CRD020	CRD030																
19	CRD040	CRD050																
18	CRD060	CRD070																
17	CRD080	CRD090																
16	CRD100	CRD110																
15	CRD120	CRD130																
14	CRD140	CRD150																
13	SRD140	SRD150																
12	SRD120	SRD130																
11	SRD100	SRD110	FIRDA7															
10	SRD080	SRD090	FIRDB0															
09	SRD060	SRD070	RUM5180															
08	SRD040	SRD050	FIRDA0															
07	SRD020	SRD030	FIRDB0															
06	SRD000	SRD010	XS210															
05	XS170	XS290	XS230															
04	XS250	XS310	XS190															
03	XS220	XS270	XS200															
02	XS160	XS300	XS280															
01	XS180	XS260	XS240															
00		P5	GND															
22		P5	GND															
21																		
20	XS110	XS140	XS100															
19	XS120	XS080	XS150															
18	XS280	XS130	XS090															
17	XS070	XS030	XS060															
16	XS010	XS040	XS000															
15	YS011	YS001	XS050															
14	YS071	YS031	YS021															
13	YS041	YS051	YS061															
12	SRAL030	SRAL010	SRAL020															
11	SRAL070	SRAL040	SRAL000															
10	SRAL060	SRAL050	SRAL080															
09	SRAL090	SRAL070	SRAL030															
08	DXS110	DXS140	DXS020															
07	DXS120	DXS150	DXS080															
06	DXS080	DXS130	DXS100															
05	DXS000	DXS060	DXS070															
04	DXS010	DXS030	DXS040															
03	DXS011	DXS001	DXS050															
02	DXS071	DXS031	DXS021															
01	DXS041	DXS051	DXS061															
00		P5	GND															

MADE BY
E. Ellsworth JUN. 24, '69
 ISSUED
 JUL 18 1969

APPROVAL


DES.

CHKR.

REV.

C

DWG NO (FS40)
70B113006
 CONT. ON SHEET 7 SH NO 6



**PROCESS COMPUTERS
PHOENIX ARIZONA**

TITLE FUNCTIONAL SCHEMATIC
ROM INTERFACE

DRAWING NUMBER	70B113007	CONT.	PAGE
FIRST MADE FOR	GE-PAC		
(FS44)			

REVISION STATUS

[illegible]

REVISION STATUS

[illegible]

(FS44)

MADE BY <i>E. Ellsworth</i>	JUN. 24, '69	APPROVAL <i>DR</i>
ISSUED <i>July 18, 1969</i>		<i>S. A. White</i> <i>June 26, 69</i>


DIB. NO. 70B113007	CONT. 0A	PAGE 0
PRINTS TO: K7-08		

NOTES:

1. ALL APPARATUS LOCATED ON ROM INTERFACE BOARD, (RMIC).

4FS40

ROM DATA REGISTER



DSMT.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:—				
APPLIED PRACTICES	SURFACES	TOLERANCES ON DIMENSIONS		
	✓	FRACTIONS	DECIMALS	ANGLES
		+	+	+


GENERAL ELECTRIC
PROCESS COMPUTER
PHOENIX

TITLE FUNCTIONAL SCHEMATIC
ROM INTERFACE
GE-FAC 30

DWG. NO. (FS44)
70B113007
CONT. ON SHEET 3 SH. NO. 2

ROM DATA REGISTER

FS40



NOTES:
1. ALL APPARATUS IS LOCATED ON ROM INTERFACE BOARD, (RMIC).

MADE BY
G. E. H. JUN. 24, 69
ISSUED
JUL 18 1969


APPROVAL
E. G. White
June 25, 69

DES.
CHKR.
REV.

C

DWG. NO. (FS44)
70B113007
CONT. ON SHEET 3 SH. NO. 2

ROM ADDRESS LOWER REGISTER




MADE BY
 E. Ellsworth
 JUN 23, '69
 ISSUED
 JUN 18 1969

APPROVAL
 E. A. White
 June 25, 69

DES.	REV.	C
CHKR.	OR	

DWG. NO. (FS44)
70B113007
 CONT. ON SHEET 5 SH. NO. 4


DWT.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:--										GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC ROM INTERFACE FNF GE- PAC 30	DWC. NO. (FS44) 70B113007 CONT. ON SHEET 6	SH. NO. 5
	APPLIED PRACTICES		SURFACES		TOLERANCES ON MACHINED DIMENSIONS									
			✓		FRACTIONS		DECIMALS		ANGLES					



MADE BY G. E. Ellsworth	JUN. 24, '69	APPROVAL S. A. White	JUNE 25, '69	DES. CHKR.	REV. C	DWG. NO. (FS44) 70B113007 CONT. ON SHEET 6	SH. NO. 5
----------------------------	--------------	-------------------------	--------------	---------------	-----------	--	-----------

DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:—				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC ROM INTERFACE FNF GE-PAC 30 1 PCF	DWG. NO. (FS44) 70B113007 CONT. ON SHEET 7 SH. NO. 6	
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS					
	✓		FRACTIONS	DECIMALS				ANGLES

ROM ADDRESS HIGHER REGISTER



NOTES:
1. ALL APPARATUS LOCATED ON ROM INTERFACE BOARD, (RMIC).

MADE BY
E. Ellsworth JUN. 24, 69
ISS. CD JUL 18 1969

APPROVAL
S. G. White
June 25, 69

DES.
CHKR DR

REV. C

DWG. NO. (FS44)
70B113007
CONT. ON SHEET 7 SH. NO. 6

DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING				GENERAL ELECTRIC		TITLE FUNCTIONAL SCHEMATIC		DWG NO (FS44)		
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS			PROCESS COMPUTER		ROM INTERFACE		70B113007	
		✓	+	+	+	PHOENIX		GE-PAC 30		CONT. ON SHEET F SH NO 7	

1

BACK PANEL MAP																				
CONN POS		10																		
MOTH. BD		RMI																		
VERT. POS		HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS			
		0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	
1	22	S001	P5	GND																
2	21	S011	RAH000	SRAH060																
	20	S021	RAH020	SCLR08																
	19	S031	RAH070	INHINC																
	18	SRAH070	RNI010	CRD000																
	17	DRD001	RAH030	SRD000																
	16	DRD000	RAH050	CRD010																
3	15	DRD010	DRD011	SRD010																
	14	DRD020	DRD021	CRD020																
	13	RD030	RD031	SRD020																
	12	RD040	RD041	CRD030																
	11	RD050	RD051	SRD030																
	10	B010	RAH060	B020																
4	09	B040	RAH040	B030																
	08	B000	RD001	CRD040																
	07	BANK1	RD011	SRD040																
	06	LRAH0	LRAH0	CRD050																
	05	SRAH040	RD021	SRD050																
	04	B060	RCL0	CRD060																
	03	RD060	RD061	SRD060																
5	02	RD070	RD071	CRD070																
	01	SCLR0A	B070	SRD070																
	00	B050	P5	GND																
6	22	S041	P5	GND																
	21	S051	SRAH050	CRD080																
	20	S061	SCLR1	SRD080																
	19	S071	RAH040	CRD090																
	18	RAH060	RAH050	SRD090																
	17	RAH030	RAH060	CRD100																
	16	DF000	RAH070	SRD100																
	15	DF010	DF001	CRD110																
7	14	DF020	DF011	SRD110																
	13	DF021	CRD120																	
	12	SRAH020	DF031	SRD120																
	11	RD080	RD081	CRD130																
	10	RD090	RD091	SRD130																
	09	RD100	RD101	CRD140																
	08	RD110	RD111	SRD140																
8	07	RD120	RD121	CRD150																
	06	RD130	RD131	SRD150																
	05	RD140	RD141	SRAH080																
	04	RD150	RD151	DF071																
	03	RD010	SRAH070	DF061																
	02	RD020	SRAH000	DF051																
	01	RD000	SRAH050	DF041																
9	00	SRAH010	P5	GND																

MADE BY G. Ellsworth	JUN. 24, 69	DES. E. A. White	REV. C	APPROVAL	
JUL 18 1969		June 25, 69		CHKD. DR	

DWG. NO. (FS44)
70B113007
 CONT. ON SHEET F SH NO. 7

**PROCESS COMPUTERS
PHOENIX ARIZONA**

PCF 2000

APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS		
	✓	FRACTIONS	DECIMALS	ANGLES
		+	+	+

GENERAL ELECTRIC
PROCESS COMPUTER
PHOENIX

TITLE **FUNCTIONAL SCHEMATIC**
PROCESSOR (MOD 30-2)
 FWF **GE-PAC 30** FCF

DWG NO (FS 45)
70B113008
 CONT. ON SHEET 1 SH NO

SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISSUE																			
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
CLOCK CONTROL	22	/	2	2	2																
CLOCK GENERATORS	23	/	2	2	2																
I/O CONTROL	24	/	2	2	2																
	25	/	2	2	2																
ARITHMETIC CARRY CKT	26	/	2	2	2																
ARITHMETIC LOGIC UNIT	27	/	2	2	2																
	28	/	2	2	2																
BACK PANEL MAP	29	/	/	/	/																
	30	/	/	/	/																
BLOCK DIAGRAM	31	/	/	/	/																

SUPPORTING INFORMATION

CATEGORY	PART NO.

SHEET INDEX NOTES:

1. CHANGES ON THIS DRAWING SHALL REQUIRE ONLY THE REISSUE OF SHEETS AFFECTED.
2. THE ISSUE OF THIS SHEET SHALL DETERMINE THE LATEST ISSUE OF THIS DRAWING.


MADE BY *Katayish* JUNE 24, 69
 ISSUED: **JUL 18 1969**


APPROVAL *E. G. White*
 June 25, 69

DES. *DR*
 CHKR *DR*

REV. *E*

DWG. NO (FS 45)
70B113008
 CONT. ON SHEET 1 SH NO. C





UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:--

APPLIED PRACTICES

SURFACES

TOLERANCES ON MACHINED DIMENSIONS

REACTIONS

DEC 4

ANGLE

GENERAL ELECTRIC

**PROCESS COMPUTER
PHOENIX**

TITLE

FUNCTIONAL SCHEMATIC
PROCESSOR (MOD 30-2)

FNF GE-PAC 30


FCF

DWG. NO. (FS 45)

70B113068

CONT. ON SHEET 55 SH. NO. 4

SH NO. 4



NOTE: 1. ALL APPARATUS
ON THIS SHEET
IS LOCATED ON
CONTROL 2 BD
(CO2).

MADE BY

APPROVAL

1. Klatyones, JUNE 24, 69 E. A. White
ISSUED JUL 18 1969 JUNE 25, 69

DES

□

CHKR


124

A


DWG. NO. (FS45)

70B113008

CONT ON SHEET 5 SH NO. 4



NOTE: 1. ALL APPARATUS ON THIS SHEET IS LOCATED ON CONTROL 2 BD (CO2).



MADE BY
J. Katagiri
ISSUED
JUL 18 1969

APPROVAL
E. A. White
June 25, 69


DES.
CHKR. DR

REV. E

DWG. NO. (FS 45)
70B113008
CONT. ON SHEET 7 SH. NO. 6

DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING --				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC PROCESSOR (MOD 30-2) FMP GE-PAC 30	DWC NO. (FS 45) 70B113008	CONT. ON SHEET 8	SH NO. 7
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS						
			FRACTIONS	DECIMALS					
		✓	+	+	+				


COUNTER REGISTER




MADE BY J. Katayama	APPROVAL E. A. White	DES.	REV.	E																
ISSUED JUL 18 1969	JUNE 25, 69	CHKR.	DR																	


DWC NO. (FS 45) 70B113008	CONT. ON SHEET 8	SH NO. 7
------------------------------	------------------	----------

1






DWG. NO
FLS 45



4



DIST.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:

APPLIED PRACTICES

SURFACES

TOLERANCES ON MACHINED DIMENSIONS

FRACTIONS

DECIMALS

ANGLES

GENERAL ELECTRIC

PROCESS COMPUTER
PHOENIX


TITLE

FUNCTIONAL SCHEMATIC
PROCESSOR (MOD 30-2)
FMF GE-PAC 30 I FCF


DWG NO (FS45)


70B113008

CONT. ON SHEET 20 SK NO 19



MODE CONTROL






CLOCK CONTROL

NOTES:

1. ALL APPARATUS ON THIS SHEET IS LOCATED ON CONTROL 1 BD (CO1).



UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:--

APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS		
		FRACTIONS	DECIMALS	ANGLES
	✓	$\begin{smallmatrix} + \\ - \end{smallmatrix}$	$\begin{smallmatrix} + \\ - \end{smallmatrix}$	$\begin{smallmatrix} + \\ - \end{smallmatrix}$

GENERAL ELECTRIC
PROCESS COMPUTER
PHOENIX

TITLE FUNCTIONAL SCHEMATIC

PROCESSOR (MOD 30-2)


FNF GE-PAC 30

| FCF

DWG. NO. (FS45)

70B113008

CONT. ON SHEET 24 SK. NO. 23



NOTES:

1. ALL APPARATUS ON THIS SHEET IS
LOCATED ON CONTROL 1 BD (CO1).

MADE BY

APPROVAL

DEC

F

2

KEY


DWG. NO. (FS 45)

70B113008

CONT ON SHEET 24 SH NO. 23


JUL 18 1969

DWT.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:-				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC PROCESSOR (MOD 30-2) FMP GE-PAC 30	DWG. NO. (FS45) 70B113008 CONT. ON SHEET 25 SH. NO. 24
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS				
		✓	FRACTIONS	DECIMALS			



MADE BY Katajue	APPROVAL E.G. White	DES. E	CHKR. DR	REV.	DWG. NO. (FS45) 70B113008 CONT. ON SHEET 25 SH. NO. 24
ISSUED JUL 18 1969	June 25, 69				

- NOTES:
1. ALL APPARATUS ON THIS SHEET IS LOCATED ON CONTROL 3 BD(CO3).
 2. FASTO (220-0) NORMALLY OPEN.



UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:--

APPLIED PRACTICES

SURFACES

TOLERANCES

ON MACHINERY

ENSIONS

GENERAL  ELECTRIC

PROCESS COMPUTER PHOENIX

TITLE FUNCTIONAL SCHEMATIC
PROCESSOR (MOD 30-2)

FMF GE-PAC 30

FCF

DWG. NO (FS45)

70B113008

CONT. ON SHEET 27 SH NO 26


ARITHMETIC CARRY CKT

NOTES:

1. ALL APPARATUS ON THIS SHEET IS LOCATED ON BIT SLICE BOARDS 0, 1, 2 & 3.

2. ACSLI ON BS3.

BIT SLICE			
0	1	2	3
00	04	08	12
00	04	08	12
00	04	08	12
00	04	08	12
C1	05	09	13
C1	05	09	13
01	05	09	13
01	05	09	13
02	06	10	14
02	06	10	14
02	06	10	14
02	06	10	14
C3	C7	11	15
C3	C7	11	15
03	07	11	15
03	07	11	15
03	07	11	WIZ



BIT SLICE			
0	1	2	3
5V	03	07	11
00	04	08	12
01	05	09	13
01	05	09	13
02	06	10	14
02	06	10	14

MADE BY *Ratayinsk* JUNE 24, '69
ISSUED JUL 18 1969

APPROVAL
E. A. White
June 25, 69

DES.	
CHKR.	DP

REV.	E
------	---



Condition	1000 Trials Group (%)	2000 Trials Group (%)
No	85	75
Yes	70	60
Yes	75	65
No	80	70
Yes	70	60

10

Trial	Control	MCI	AD
1	85	75	65
2	88	78	68
3	90	80	70
4	92	82	72
5	95	85	75

DWG. NO (FS 45)
70B113008
CONT ON SHEET 27 SH NO. 26

DIBT.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING

APPLIED PRACTICES

SURFACES

TOLERANCES ON MACHINED DIMENSIONS

FRACTIONS

DECIMALS

ANGLES

✓

+

+

+

GENERAL ELECTRIC

PROCESS COMPUTER
PHOENIXTITLE FUNCTIONAL SCHEMATIC
PROCESSOR (MOD 30-2)

PMF GE-PAC 30

PCF

DWG NO (FS45)

70B113008

CONT. ON SHEET 30 SH NO 29

A B C D E F G H J K L M N P R

BACK PANEL MAP

CONN POS	11			13			15			16		
MOTH. BD	CO0			CO1			BS0			BS1		
VERT. POS	HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS		
	0	1	2	0	1	2	0	1	2	0	1	2
22	UIR40	P5	GND	ENSKPO	P5	GND	UIRO	P5	GND	UIR40	P5	GND
21	CEMT1	RPT1	UI00	NDRCL0	STCLK0	RDO00	WMAR1	RMAR1	ARO31	NPSW1	RPSW1	ARO71
20	MA150A	CMND0	FLR121	UO10	UYDO	RDO10	WMR11	RM11	ARO21	NMR31	RM11	ARO61
19			FLR131	BRAG	LI	RDO20	WMR41	RM41	ARO11	WMAR1	RMAR1	ARO51
18		L*SWO	FLR141	ILEGO	KILDSTO	RDD30	WMR01	RM01	ARO01	WMR11	RM11	ARO41
17	CTST1	CTONE1	FLR151	LO		RDO90	WLOC1	RLOC1	UD101	WMR41	RM41	UD101
16	SPBRA1	DI	DO	GOBRA1	DSTO	RDO91	WMR21	RM21	BOBO	WMF01	RM01	B100
15	SCLO	CTSTO	LDFO	SCLO	UMDR0	RD121	WPSW1	RPSW1	BO90	WLOC1	RLOC1	B110
14	PORRO	PTY51	PTY50	POWO	STRT0	RD151	WMR31	RM31	SO31	WMR21	RM21	SO71
13	RDC30	RDO31	LCTRO	PPFO	ATNO		BO10	BO00	SO21	BO50	BO40	SO61
12	GRDO40	RDO41	L100	CCLO	LMDRO	SRAHCO	RO30	BO20	SO11	BO70	BO60	SO51
11	AD050	RDO51	ENSKPIA	MBYIA	LMARO	SRAHCO	RD080	RD110	SO01	RD080	RD100	SO41
10	ENSKPO	IR111	IR151	MDA0A	CLKOFF	SRAHCO	RD100	RD030	IR031	RD111	RD030	IR071
09	RDC01	IR101	IR141	ROMSTBO	EXTCLK0	SRAHCO	DAL010	SO91	IR021	DAL030	S111	IR061
08	LIRO	IR091	IR131		BANK1		CSV1	LIRO	CO31	LIRO	LIRO	IR051
07	SEVNI	IR081	IR121	STPSYS1			SEVNI	MIA	IR001	SEVNI	M1B	IR041
06	RD011	LARO	LO	LRALO	SCLRO		LO	SO81	LARO	LO	S101	LARO
05	BRAG	RDO21	MIA	CDO	HLFCLK1		L101	DAL000	RD110	L101	DAL020	RD110
04	GOBRA1	UAI	M1B	AUTOLD1	RCL0			UAI	UYDO		UAI	UYDO
03	AD060	RDO61	LMARO	P5	OSCI		RD090	UIRO	SG031	RD090	UIRO	SO471
02	ED070	RDO71	LCCO	GND	VPO		RD091	RD081		RD091	RD081	
01	ENDEST1	SVACO	SVAC1	CLOD			CLOD	DRLO10	RD090	CLOD	DRLO30	RD090
00	LI	P5	GND	ENSKPIA	P5	GND	DRLO00	P5	GND	DRLO20	P5	GND
22		P5	GND		P5	GND	CO31	P5	GND	CO71	P5	GND
21	SHL1	SVSCO		CLOE	IR151		SHL1	RD070	GA020	SHL1	RD071	GA060
20	CLRC			SCLROA	IR141		U000	GRDO40	RDO30	U010	GRDO40	RDO60
19	RDO40	BANK1	U020	SCLROD	IR131		WG071	RG071	BANK0	WG111	RG111	BANK0
18	LOAD0	UMDR0	ENG1		IR121		WG061	RG061	ENG1	WG101	RG101	ENG1
17	LMDHO	DB01	DB00	DCL1	IR031		WG051	RG051	DB00	WG091	RG091	DB00
16	LMDLO	DB11	DB10		IR011		WG041	RG041	DB10	WG001	RG001	DB11
15	STFC	B120	DB20		DRD151		WG031	RG031	DB20	WG071	RG071	DB20
14	STFLO	B130	LMDRO		IR001		WG021	RG021	RD020	WG061	RG061	RD020
13	ASSO	B140	SHR1		DTEST1		WG011	RG011	B001	WG051	RG051	B041
12	ACSL1	B150	CTSR1		DTEST0		WG001	RG001	CTSR1	WG041	RG041	B031
11		RDO81	CTSL1		FA01		WG151	RG151	SHR1	WG031	RG031	SHR1
10	RD090				FA11		WG141	RG141	B041	WG021	RG021	B081
09		RD101	SB20		PTYSO		WG131	RG131	SB20	WG011	RG011	SB20
08	PD110	CMND1			PTYS1		WG121	RG121	RD050	WG001	RG001	RD050
07	PD120	PD121			DI		WG111	RG111	B080	WG151	RG151	3120
06	PD130	PD131	SB11		DO		WG101	RG101	B090	WG141	RG141	3130
05		RD141	SB01		P21		WG091	RG091	B100	WG131	RG131	B140
04		RD151			ENDRON0		WG081	RG081	B110	WG121	RG121	B150
03	RDO10	SB00	DEVNI		PORRO		SB00	FYD10	RD111	SB00	FYD10	RD101
02	RDO20	SB10	P1		EXLOCO		STCLK0	DEVNI	SB10	STCLK0	DEVNI	SB11
01	RE000	X1A	X1B		SA140		X1A	P1	B031	X1B	P1	B071
00		P5	GND		P5	GND	CO01	P5	GND	CO41	P5	GND

MADE BY
J. Katarjick
ISSUED
JUNE 24, 69
JUL 18 1969APPROVAL
E. G. White
JUNE 25, 69DES
CHWRREV
DR

E

DWG NO (FS45)

70B113008

CONT. ON SHEET 30 SH NO 29

DIST.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING				
APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS		
		FRACTIONS	DECIMALS	ANGLES
		+ -	+ -	+ -

GENERAL ELECTRIC
PROCESS COMPUTER
PHOENIX

TITLE FUNCTIONAL SCHEMATIC
PROCESSOR (MOD 30-2)
EMP GE-PAC 30 1 PCF

DWG NO (FS 45)
70B113008
CONT ON SHEET 31 SH NO 30

BACK PANEL MAP

CONN POS	17			18			19			21		
	BS2			BS3			CO2			CO3		
MOTH. BD	HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS		
VERT. POS	0	1	2	0	1	2	0	1	2	0	1	2
22	U100	P5	GND	UYDO	P5	GND		P5	GND		P5	GND
21	WLOC1	RLOC1	AR111	WMR41	RMR41	AR151	FLR120	FLR121	SFL120		SV0	RDO41
20	WMAR1	RMAR1	UL101	WMR01	RMR01	AR141	FLR130	FLR131	SFL130		SYNO	RDO51
19	WPSW1	RPSW1	AR09	WLOC1	RLOC1	AR131	FLR140	FLR141	SFL140		ENBCO	RDO61
18	WMR31	RMR31	APC81	WMR21	RMR21	AR121	FLR150	FLR151	SFL150		ESNCO	RDO71
17	WMAR1	RMAR1	UL101	GND	UD101	CTST1	CTR121	CTGNE1			ESNCO	RDO81
16	WMK11	RMR11	B120	WMR31	RMR31	B140	SPBR1	CTR131			AUTGLD1	RDO91
15	WMR41	RMR41	B130	WMAR1	RMAR1	B150	CTST0	LDF0			SCLO	RDI01
14	WMR01	RMR01	S111	WMR11	RMR11	S151	S121	LCTR0	S141		SJKO	RDI11
13	B090	B080	S101	B130	B120	S141	S131	CTR141	S151		RJKO	RDI21
12	B110	B100	S091	B150	B140	S131	CTR151				CCLO	RDI31
11	RDO50	RDI01	S081	RDO80	RDI10	S121	RDO41	FNVO1	S001		B130	RDI41
10	RDI11	RDI01	IR111	RDI01	RDO30	IR151	RDO51	FNVI1			DSTO	RDI51
09	DAL050	S131	IR101	DAL070	S151	IR141	RDO70	NORCL1	GRDO40		ROMSTB1	RDI40
08	CO71	L1R0	IR091	C111	L1R0	IR131	CSVI	FYDPI1	CSVO		LOADO	WRMIO
07	SEVNI	M1A	IR081	SEVNI	M1B	IR121		UTI			TTESTO	ATNO
06	LS	S121	LARC	LO	S141	LARO	LO	CEMT1	RPT1		S011	ARST1
05	L101	DAL040	RDI10	L101	DAL060	RDI10		PTYS1	S1251		LPSWO	MPFO
04	UPSWO	UAI	UYDO	UAI	UYDO	UPSWO			S8111		TTEST1	SNGLO
03	RDO91	UIRO	S8111	RDO91	UIRO	S1251		FAIL	S0471		DTESTO	CTST1
02	RDO91	RDO81		RDO91	RDO81	FRCLOCO	LCCO	FAOI	S0031		DTEST1	CATNO
01	CLCO	DRL050	RDO90	CLCO	DRL070	RDO90	CLCO	SVACO	SVAC1		CLCO	PFI
00	DRL040	P5	GND	DRL060	P5	GND	LI	P5	GND		P5	GND
22	C111	P5	GND	ACSL1	P5	GND		P5	GND		P5	GND
21	SHL1	RDO71	GA100	SHL1	RDO70	GA140	SHL1	SVSC0			CMDO	GND
20	UD030	GRDO40	RDO61	UD020	GRDO40	RDO61	CLRO	CMNCO	KILDSTO		ADRSO	FASTO
19	WG151	RG151	GND	WG031	RG031	BANKO		ENDEST			DAO	GND
18	WG141	RG141	ENG1	WG021	RG021	ENG1			NORCLO		SRO	GND
17	WG131	RG131	DB01	WG011	RG011	DB01	TTEST1	TTESTO			ACKO00	GND
16	WG121	RG121	DB10	WG001	RG001	DB11	FRAL070	DCL1	DECTRO		DRO	NKU
15	WG111	RG111	DB20	WG151	RG151	DB20	STFO	B120	BCOO		CL070	STFO
14	WG101	RG101	RDO20	WG141	RG141	RDO20	STFLO	B130			L1CO	BANK1
13	WG091	RG091	B081	WG131	RG131	B121		B140	SHR1		U1CO	BANKO
12	WG081	RG081	B071	WG121	RG121	B111		B150			L101	PFFO
11	WG071	RG071	SHR1	WG111	RG111	SHR1		U000			UDIC1	POWO
10	WG061	RG061	B121	WG101	RG101	CTSL1		DO			UT1	CMND1
09	WG051	RG051	SB20	WG091	RG091	SB20		LRAHO			P21	STPST1
08	WG041	RG041	RDO50	WG081	RG081	RDO50					BRDIS1	PFFO
07	WG031	RG031	B000	WG071	RG071	B040					CMNDO	VPO
06	WG021	RG021	B010	WG061	RG061	B050					CLRO	SCLRO
05	WG011	RG011	B020	WG051	RG051	B060	S10				FERD0	SCLR1
04	WG001	RG001	B030	WG041	RG041	B070					FERD0	SCLROA
03	SB01	FYDPI0	RDI00	SB01	FYDPI0		FYDPI0	SCLROC	DEVNI		FIRDBO	SCLRCB
02	STCLKO	DEVNI	SB10	STCLKO	DEVNI	SB11					FIRDAO	SCLROC
01	X1A	P1	B111	X1B	P1	B151					P5	NIS
00	COB1	P5	GND	C121	P5	GND	COO1	P5	GND		P5	GND

MADE BY
ISSUED

Katayinski JUNE 24, 69

APPROVAL
E. G. White
June 25, 69

DES.

CHKR.

E

DR

DWG NO (FS45)
70B113008
CONT ON SHEET 31 SH NO 30

JUL 1 8 1969

DIST.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING

APPLIED PRACTICES

SURFACES

TOLERANCES ON MACHINED DIMENSIONS

FRACTIONS

DECIMALS

ANGLES

✓

+

+

+


GENERAL ELECTRIC
PROCESS COMPUTER
PHOENIX

TITLE FUNCTIONAL SCHEMATIC
PROCESSOR (MOD 30-2)
FMFGE-PAC 30 | FCF

DWG NO (FS45)

70B113008

CONT ON SHEET F SH NO 31



MADE BY
J. Katsy
ISSUED
JUL 18 1969

APPROVAL

E. A. [Signature]
June 25, 69

DES

CHKR

REV

E

DWG NO (FS45)

70B113008

CONT ON SHEET F SH NO 31

PROCESS COMPUTERS
PHOENIX ARIZONA

4096-16 MEMORY BLOCK

FIRST MADE FOR
GE-PAC 30
(FS50)

REVISION STATUS

[illegible]

REVISION STATUS

[illegible]

(FS 50)


MADE BY <i>C. Ellsworth</i>	JUN. 25, 69	APPROVAL <i>DR</i>
ISSUED <i>July 18, 1969</i>		<i>E. G. White</i> June 26, 69


DWS. NO.		CONT.	PAGE
70B113009		0A	0
PRINTS TO: K7-08			

		A	B	C	D	E	F	G	H	J	K	L	M	N	P	R
		SHEET INDEX														
	CONTENTS	SHEET NO.	SHEET ISSUE													
			1	2	3	4	5	6	7	8	9	10	11	12	13	14
1	SHEET INDEX	0A	1	2												
2	SUPPORTING INFORMATION															
3		1	1	1												
	(BIT) B ACCESS	2	1	1												
		3	1	1												
		4	1	1												
	ADDRESS BLOCK DECODER	5	1	1												
	A LOGIC	6	1	1												
4		7	1	1												
	E CURRENT DRIVER	8	1	1												
		9	1	1												
		10	1	1												
		11	1	2												
5	X ACCESS	12	1	1												
		13	1	1												
	X LOGIC	14	1	2												
	X LINE DECODERS	15	1	1												
6	X LINE SWITCHES	16	1	1												
	X LINE DECODERS	17	1	1												
	X LINE SWITCHES	18	1	1												
	X COLUMN DECODERS	19	1	1												
	X COLUMN SWITCHES	20	1	1												
7	X COLUMN DECODERS	21	1	1												
	X COLUMN SWITCHES	22	1	1												
	READOUT	23	1	1												
	STROBE TIMING	24	1	1												
	ADDRESS BUFFER	25	1	1												
		26	1	1												
8																
	BACK PANEL MAP	27	1	1												
9																
		ISSUE DATE	2-10-69													

SUPPORTING INFORMATION	
CATEGORY	PART NO.
MOTHER BD (MEMORY)	
CURRENT DRIVER (MCD)	32-009 F01 B01
SWITCH (MSW) - K	32-009 B02 B01
" - 4K	32-010 B01
ASSEMBLY (4K x 16 BIT)	32-011 B01 B01
" (4K x 18 BIT)	32-012 B01 B01
" (2K x 16 BIT)	32-013 B01 B01
" (2K x 18 BIT)	32-014 B01 B01

- SHEET INDEX NOTES:
1. CHANGES ON THIS DRAWING SHALL REQUIRE ONLY THE REISSUE OF SHEETS AFFECTED.
 2. THE ISSUE OF THIS SHEET SHALL DETERMINE THE LATEST ISSUE OF THIS DRAWING.





DIST.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING

APPLIED PRACTICES

SURFACES

✓

TOLERANCES ON MACHINED DIMENSIONS

FRACTIONS

DECIMALS

ANGLES

+

+

+

-

-

-

GENERAL ELECTRIC

PROCESS COMPUTER
PHOENIX

TITLE FUNCTIONAL SCHEMATIC

4096-16 MEMORY BLOCK

FMF GE-PAC 30


FCF

DWG NO (FS50)

70B113009

CONT ON SHEET 4

SH NO 3



MADE BY
G. Ellsworth
ISSUED
JUN. 25, 69
JUL 18 1969

APPROVAL

REV.

C


OR


DWG NO (FS50)

70B113009


CONT ON SHEET 4


SH NO. 3







B LOGIC















DIST	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC 4096-16 MEMORY BLOCK FMP GE-PAC 30	DWG NO (FSSO) 70B113009 CONT ON SHEET 14 SH NO 13	
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS					
		✓	FRACTIONS +	DECIMALS +				ANGLES +



NOTES:
1. APPARATUS LOCATED ON MEMORY BOARD.

MADE BY G. Ellsworth JUN. 25, 69 JUL 18 1969	APPROVAL E. A. White TUP 26 69	DES CHKR REV C	DWG NO (FSSO) 70B113009 13
---	--------------------------------------	-------------------------	----------------------------------

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:—

APPLIED PRACTICES

SURFACES

TOLERANCES ON MACHINED DIMENSIONS

REACTIONS

DECHMA

ANGLE

GENERAL  ELECTRIC

PROCESS COMPUTER PHOENIX

TITLE FUNCTIONAL SCHEMATIC

4096-16 MEMORY BLOCK


FNF GE-PAC 30

1 FCF

DWG. NO. (FS 50)

70B113009

CONT. ON SHEET 15 SH. NO. 14



MADE BY

MAILED 51
C. Ellsworth JUN. 25, 69
ISSUED JUL 18 1969

APPROVAL

E. A. White
June 26, 69

END

CHARGE

c

DWG NO (FS50)

470B113009

DIST.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING

APPLIED PRACTICES

SURFACES

TOLERANCES ON MACHINED DIMENSIONS

FRACTIONS

DECIMALS

ANGLES

✓

+

+

+

GENERAL ELECTRIC

PROCESS COMPUTER
PHOENIX

TITLE FUNCTIONAL SCHEMATIC

4096-16 MEMORY BLOCK

FMP GE-PAC 30


FCF

DWG NO (FS 50)

70B113009

CONT. ON SHEET 17

SH. NO 16



MADE BY

G. Ellsworth JUN. 25, 69
ISSUED JUL 18 1969

APPROVAL

E. A. White
JUNE 26, 69

DES

CHKD

N/A


REV.

C


DWG NO (FS 50)

70B113009
17 16

X COLUMN DECODERS




NOTES:
 1. APPARATUS LOCATED ON MEMORY SWITCH BOARD, (MSW).





NOTES:
1. APPARATUS LOCATED ON MEMORY SWITCH BOARD, (MSW).

X COLUMN DECODERS




NOTES:
 1. APPARATUS LOCATED ON MEMORY SWITCH BOARD, (MSW).






1. APPARATUS LOCATED ON MEMORY SWITCH BOARD(MSW).




NOTES:
 1. APPARATUS LOCATED ON MEMORY SWITCH BOARD, (MSWB).
 2. RESISTORS SHOWN ARE ALL 100Ω, 1/4 W.

DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING --				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC 4096-16 MEMORY BLOCK GE-PAC 30	DWG NO (FS50) 70B113009 CONT ON SHEET 24 SH NO 23	
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS					
		✓	FRACTIONS	DECIMALS				ANGLES



MADE BY E. Ellsworth JUN. 25, '69	APPROVAL E. G. White June 26, 69	DES. CHKR. REV. C	DWG NO (FS50) 70B113009 CONT ON SHEET 24 SH NO 23
---	--	-------------------------	---

STROBE TIMING



APPARATUS LOCATED
ON MEMORY 0 BOARD
(ME0)

APPARATUS LOCATED
ON MEMORY 1 BOARD
(ME1)

MADE BY
G. E. Ellsworth JUN. 25, '69
ISSUED
JUL 18 1969

APPROVAL
S. A. White
June 26, 69

DES.
CHKR. DR

REV. C

DWG NO (FS50)
70B113009
CONT. ON SHEET 25 SH 24

DIST


UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING				
APPLIED PRACTICES	SURFACES	TOLERANCES ON MECHANICAL DIMENSIONS		
	✓	FRACTIONS	DECIMALS	ANGLES
		+	+	+

GENERAL ELECTRIC
PROCESS COMPUTER
PHOENIX

TITLE FUNCTIONAL SCHEMATIC
4096-16 MEMORY BLOCK
FMP GE-PAC 30

DWG NO (FS50)
70B113009
CONT ON SHEET 26 SH NO 25

ADDRESS BUFFER



- NOTES:
1. APPARATUS LOCATED ON MEMORY SWITCH BOARD, (MSW).
 2. CONNECT TERMINALS 10 & 11 TO TERMINAL 81 AT MOTHER BOARD POSITIONS 06 & 07 (+5V).

MADE BY
C. Elsworth JUN. 23, 69
JUL 18 1969

APPROVAL
S. G. White
June 26, 69
CHKR DR

REV C

DWG NO (FS50)
70B113009
CONT ON SHEET 26 SH NO 25

DIST.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING

APPLIED PRACTICES

SURFACES

TOLERANCES ON MACHINED DIMENSIONS

FRACTIONS

DECIMALS

ANGLES

✓

+

+

+

GENERAL ELECTRIC

PROCESS COMPUTER
PHOENIX

TITLE FUNCTIONAL SCHEMATIC

4096-16 MEMORY BLOCK

FMF GE-PAC 30


FCF

DWG NO (FSSO)

70B113009

CONT ON SHEET 27 SH NO 26

A B C D E F G H J K L M N P R

MEMORY
SWITCH
BOARD
(MSW)MEMORY
CURRENT
DRIVER
(MCD)

NOTES:

1. CONNECT TERMINALS 10 & 11 TO TERMINAL 81 AT MOTHER BOARD POSITIONS 04, 07 & 15 (+5).

MADE BY

E. Ellsworth JUN. 25, '69

APPROVAL

E.G. White

DES.

June 26, 69

CHKR

REV.

C

DWG NO (FSSO)

70B113009

CONT ON SHEET 27 SH NO 26

ISSUED

JUL 18 1969

DIST.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING

APPLIED PRACTICES

SURFACES

TOLERANCES ON DIMENSIONS

FRACTIONS

DECIMALS

ANGLES

GENERAL ELECTRIC

PROCESS COMPUTER
PHOENIX

TITLE FUNCTIONAL SCHEMATIC

4096-16 MEMORY BLOCK

FMF GE-PAC 30

DWG NO (FS50)

70B113009

CONT ON SHEET F SH NO 27

BACK PANEL MAP FS50

CONN. POS	00			01			02			03			05			FS28		
	MPP			MCD			MEI (ROM MEM)			MEO			MEN (ROM SW)			MSFC		
	HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS		
VERT. POS	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2
22		P5	GND		P5	GND		P5	GND		P5	GND		P5	GND		P5	GND
21		MAE	MAE					P15	T17		P15	T16		P15	N15	MC2	MC1	GND
20		MA150A	MA150A			MA140A		T15	STB		T14	STB				MA150A	MA150A	5151
19		MA120A	MA120A			MA130A	MA120A	T13	MA120A		T12	MA120A				MA130A	MA120A	5141
18		MA110A	MA110A			MA120B	MA130A	T11	MA130A		T10	MA130A		MA110A	MA110A	MA110A	MA110A	5131
17		MA090A	MA080A			MA140B		T09	MA140B		T08	MA140B		MA110A	MA110A	MA110A	MA110A	5121
16		MA070A	MA060A			MA141B		T07	MA141B		T06	MA141B		MA110A	MA110A	MA110A	MA110A	5111
15		MA050A	MA040A			MA121B	MA121B	T05	MA121B		T04	MA121B		MA110A	MA110A	MA110A	MA110A	5101
14		MA030A	MA020A			MA130A	MA130A	T03	MA121B		T02	MA121B		MA110A	MA110A	MA110A	MA110A	5091
13		MA010A	MA000A			MA110A	MA110A	T01	ENI		T00	ENI		MA110A	MA110A	MA110A	MA110A	5071
12		MS170	MS160			ENCA	ENI	MS170	N15(6)		MS160	N15(6)		MA110A	MA110A	MA110A	MA110A	5061
11		MS150	MS140			MA040B	MA141B	MS150	VT		MS140	VT		ENCA	ENCA	MA150	MS140	5051
10		MS130	MS120			ENCB		MS130	P15(2)		MS120	P15(12)				MS130	MS120	5041
09		MS110	MS100					MS110	P15(VT)		MS100	TEMPA				MS110	MS100	5031
08		MS090	MS080					MS090	VT		MS080					MS090	MS080	5021
07		MS070	MS060					MS070			MS060					MS070	MS060	5011
06		MS050	MS040			BW17	BW16	MS050	N.C.(31)		MS040	TEMPB				MS050	MS040	5001
05		MS030	MS020			BW15	BW14	MS030	N.C.(46.2)		MS020	ENCA				MS030	MS020	
04		MS010	MS000			BW13	BW12	MS010			MS000	ENCB				MS010	MS000	LM410
03		MC4	MC3			BW11	BW10	BW17	BW15		BW16	BW14				MC4	MC3	LM410
02		OVER1	PRO10			BW09	BW08	BW13	BW11		BW12	BW10				OVER1	PRO10	
01		STW0	CW00			BW07	BW06	BW09	BW07		BW08	BW06				STW0	CW00	
00		P5	GND						GND			GND			GND		P5	GND
22		P5	GND						GND			GND			GND		P5	GND
21		ERO	CL0F			BW05	BW04	BW03	BW05		BW02	BW04			GND	STW0	CL0F	
20		XEO	CPFH			BW03	BW02		BW01		XEO	MDA00B				HL0F(16)	TR0	LM410
19		N50	CPFL			BW01	BW00	EXVT	N.C.(21)		N50	MDA00B				WEO	N50	LM410
18		NCO	PFH1					GND	GND		GND	GND				NCO	SCLR0	LM410
17		MDA00B	PEL1			GND	GND	C00	LO0C		C00	LO0C	LO0C			C00	LO0C	MDA00B
16		MEN1	PFH0			MEN1	ROW11	C01	LO0A		C01	LO0A	LO0A			C01	LO0A	MDA00B
15		MDA00	PFLO			ROW01	W50	C02	LO0C		C02	LO0C	LO0C			C02	LO0C	MDA00
14		SPR0	M5			BRO	NCO	C03	LO0A		C03	LO0A	LO0A			C03	LO0A	MDA00
13		SPR0	SCLR0					C04	LO0C		C04	LO0C	LO0C			C04	LO0C	MDA00
12		Y.L170	MD160			WD170	WD160	C05	LO0A		C05	LO0A	LO0A			C05	LO0A	MDA00
11		MD150	MD140			MD150	MD140	C06	L110		C06	LO0C	L110			C06	LO0C	MD150
10		MD130	MD120			MD130	MD120	C07	L11A		C07	LO0A	L11A			C07	LO0A	MD130
09		MD110	MD100			MD110	MD100	C08	L120		C08	LO0C	L120			C08	LO0C	MD110
08		MD090	MD080			MD090	MD080	C09	L12A		C09	LO0A	L12A			C09	LO0A	MD090
07		MD070	MD060			MD070	MD060	C10	L130		C10	LO0C	L130			C10	LO0C	MD070
06		MD050	MD040			MD050	MD040	C11	L13A		C11	LO0A	L13A			C11	LO0A	MD050
05		MD030	MD020			MD030	MD020	C12	L140		C12	LO0C	L140			C12	LO0C	MD030
04		MD010	MD000			MD010	MD000	C13	L14A		C13	LO0A	L14A			C13	LO0A	MD010
03		MS.70	PPH0					C14	L150		C14	LO0C	L150			C14	LO0C	PPH0
02		MS160	PP10					C15	L15A		C15	LO0A	L150			C15	LO0A	PP10
01		PCW0	MBY1A			P15	N15	P15	N15		P15	N15				P15	N15	PCW0
00		P5	GND				GND		GND			GND			GND		P5	GND

MADE BY
G. Ellsworth JUN. 25, '69
ISSUED
JUL 1 8 1969

APPROVAL

E. A. White
June 26, 69

DES

CHKR

REV

C

DWG NO (FS50)

70B113009

CONT ON SHEET F SH NO 27

GENERAL ELECTRIC
PROCESS COMPUTERS
PHOENIX ARIZONA

TITLE FUNCTIONAL SCHEMATIC.
MEMORY PARITY & PROTECT

DRAWING NUMBER	CONT.	PAGE
70B113010	0A	0
FIRST MADE FOR		
GE-PAC 30		
(FSS1)		

REVISION STATUS

[illegible]

REVISION STATUS

[illegible]

(FSS1)

MADE BY <i>B. Howard</i>	24 JUNE '69	APPROVAL <i>OK</i>
ISSUED <i>July 18, 1969</i>		<i>E. G. White</i> <i>June 25, 69</i>

DWG. NO. 70B113010	CONT. 0A	PAGE 0
PRINTS TO: K7-08		

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING

APPLIED PRACTICES

SURFACES

TOLERANCES ON MACHINED DIMENSIONS		
FRACTIONS	DECIMALS	ANGLES
1/16	0.0625	30°
1/8	0.125	45°
3/16	0.1875	60°
1/4	0.25	75°
5/16	0.3125	90°
3/4	0.75	120°
1	1.00	150°
1 1/4	1.25	180°
1 1/2	1.50	210°
2	2.00	240°
2 1/2	2.50	270°
3	3.00	300°
3 1/2	3.50	330°
4	4.00	360°

FRACTIONS

DECIMALS

ANGLES

GENERAL  ELECTRIC

**PROCESS COMPUTER
PHOENIX**

TITLE FUNCTIONAL SCHEMATIC
MEMORY PARITY & PROTECT

FMF GE-PAC 30

FCI

DWG NO (FSS)

70B113010

CONT. ON SHEET

SH NO 0A

SHEET INDEX

[illegible]

ISSUE
DATE

69-28-69	12-20-68
----------	----------

SUPPORTING INFORMATION

CATEGORY	PART NO.
MOTHER BOARD	32-087E01
MEM. PARITY & PROTECT	32-087F01R0
MEM. PARITY	32-087F02B0
MEM. PROTECT	

SHEET INDEX NOTES:

1. CHANGES ON THIS DRAWING SHALL REQUIRE ONLY THE REISSUE OF SHEETS AFFECTED.
2. THE ISSUE OF THIS SHEET SHALL DETERMINE THE LATEST ISSUE OF THIS DRAWING.

MADE BY
Baker and 24 June 62
ISSUED
JUL 18 1969

APPROVAL
E. a. White
June 25, 69

DES

CHKR

REV.

C


DWG NO (FS51)

70B113010


CONT ON SHEET

SH NO: OA





DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:--				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC. MEMORY PARITY & PROTECT FMF GE-PAC 30	DWG. NO (FSS1) 70B113010	CONT. ON SHEET 4	SH. NO. 3
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS						
		✓	FRACTIONS	DECIMALS					



MADE BY B. Howard 24 JUNE '69	APPROVAL E. G. White June 25, 69	DES. CHKR. DR	REV. C					DWG. NO (FSS1) 70B113010	CONT. ON SHEET 4	SH. NO. 3
----------------------------------	--	---------------------	-----------	--	--	--	--	-----------------------------	------------------	-----------

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING --

APPLIED PRACTICES

SURFACES

TOLERANCES ON MACHINED DIMENSIONS

FRACTIONS

DECIMALS

ANGLES

GENERAL ELECTRIC


PROCESS COMPUTER PHOENIX

TITLE FUNCTIONAL SCHEMATIC
MEMORY PARITY & PROTECT
FMF GE-PAC 30 FCF

DWG NO (FS 51)

70B113010

CONT. ON SHEET 5 SH NO 4



MADE BY
K. Howard 24 JUNE '69

ISSUED JUL 18 1969

APPROVAL

E.g. white

June 25, 69

DES.

CHKR.

1. C

Σ

DWG. NO. (FS 51)

70B113010

CONT ON SHEET 5 SH NO. 4



DIST.	UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING				GENERAL ELECTRIC PROCESS COMPUTER PHOENIX	TITLE FUNCTIONAL SCHEMATIC MEMORY PARITY & PROTECT FMF GE-PAC 30	DWG NO (FSS1) 70B113010 CONT. ON SHEET 8 SH NO 7	
	APPLIED PRACTICES	SURFACES	TOLERANCES ON MACHINED DIMENSIONS					
		✓	FRACTIONS	DECIMALS				ANGLES
			+	+	+			

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	
1	BACK PANEL MAP															
	CONN POS	MPC			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS		
	MOTH. BD															
	VERT. POS	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2
2	22		P5	GND												
	21															
	20															
	19															
	18															
	17															
	16		MA070A	MA060A												
3	15		MA050A	MA040A												
	14		MA030A	MA020A												
	13		MA010A	MA000A												
	12															
	11															
	10															
	09															
4	08															
	07															
	06															
	05															
	04															
	03															
5	02		OVRAI	PROLO												
	01		STW0	CWRO												
	00		P5	GND												
6	22		P5	GND												
	21															
	20			CPFH												
	19		W50	CPFL												
	18			PFH1												
	17			PLF1												
	16		MBY1A	PFH0												
	15		MDHRO	PFLO												
7	14		SPARO	NPARO												
	13		CPARO	SCLR0												
	12		WD170	WD160												
	11		MD150	MD140												
	10		MD130	MD120												
	09		MD110	MD100												
	08		MD090	MD080												
8	07		MD070	MD060												
	06		MD050	MD040												
	05		MD030	MD020												
	04		MD010	MD000												
	03		MS170	PPH0												
	02		MS160	PPL0												
9	01															
	00		P5	GND												

MADE BY
S. Howard 24 JUNE '69
 JUL 18 1969

APPROVAL

DES.

CHKR.

DR


REV.

C

DWG NO (FSS1)

70B113010

CONT. ON SHEET 8 SH NO. 7



GENERAL ELECTRIC
PROCESS COMPUTERS
PHOENIX ARIZONA

TITLE SCHEMATIC DIAGRAM,
POWER SUPPLY - OM17-A2

DRAWING NUMBER	CONT.	PAGE
70B113065	1	0
FIRST MADE FOR		
GE-PAC 30		
(34-002-R01B08)		

[illegible][illegible]

(34-002-R01 B08)

MADE BY *B. Howard* 24 JUNE '69

APPROVAL

E. C. White
June 26, 69


REV.

C

ISSUED
July 18, 1969

DWS. NO. 70B113065		CONT. 1	PAGE 0
PRINTS TO:			

NOTES:
 1. THE SOLID LINE INDICATE THE CONNECTION FOR AN INPUT OF 115 VOLTS. THE DOTTED LINES ARE THE 230 VOLT CONNECTION. ALL CONNECTIONS ARE ACCOMPLISHED BY A PRINTED CIRCUIT BOARD WHICH IS CHANGED ONE TERMINAL POSITION TO SWITCH THE INPUT FROM 115 VOLT TO 230 VOLT OPERATION.
 2. FOR ASSEMBLY DRAWING SEE 001-0180.



DIST.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING—

APPLIED PRACTICES

SURFACES

✓

TOLERANCES ON MACHINED DIMENSIONS

FRACTIONS

DECIMALS

ANGLES

+

+

+

-

-

-


GENERAL ELECTRIC
PROCESS COMPUTER
PHOENIX

TITLE SCHEMATIC DIAGRAM,
S.R.M.-PLUS 100-2000 SERIES
FNF GE-PAC 30 | FCF

DWG NO (24-002 R01 B08)

70B113065

CONT ON SHEET 3 SH NO 2



NOTES:
△-MOUNT INDICATED COMPONENTS ON HEAT SINK 249-0023.
1. FOR MODULE ASSEMBLY SEE DWG. 100-2000.

MADE BY

24 JUNE 69

ISSUED

JUL 18 1969

APPROVAL

E.A. White

JUL 10, 69

DES.


CHKR.

REV.

DWG. NO.

70B113065

CONT ON SHEET 3 SH NO. 2



DRAWING NUMBER CONVERSION TABLE

FS2	70B113011
FS3	70B113012
FS4	70B113013
FS5	70B113014
FS28	70B113000
FS29	70B113002
FS44	70B113007

19-001	70A110005
19-002	70A110007
19-003	70A110009
19-004	70A110010
19-005	70A110011
19-006	70A110012
19-007	70A110013
19-008	70A110014
19-012	70A110015
19-014	70A110016
19-015	70A110017
19-016	70A110022
19-017	70A110023
19-018	70A110001
19-019	70A110003

32-009-R02	70A110272	
32-010	70A110273	
32-010 F01	70A110274	
32-011 R01	70A110277	
32-012 R01	70A110278	
32-013 R01	70A110280	
32-014 R01	70A110282	
32-017 R03	70A104048	P3
32-017 F01 R05	70A104048	P5
32-017 F02	70A104048	P1
32-017 F03	70A110284	
32-017 F04	70A110285	
32-017 F05 R02	70A110286	
32-041 R01	70A110310	
32-043 R01	70A110379	
32-044 R02	70A110316	
32-061 R01	70A110335	
32-062	70A110049	
32-062 F01 R01	70A110336	
32-062 F02	70A110337	
32-063	70A110338	
32-068 R01	70A110345	
32-068 F01	70A110346	
32-074 R02	70A110352	
32-075 R05	70A110353	
32-076 R07	70A110354	
32-077 R10	70A110355	
32-087	70A110367	
32-087 F01	70A104048	P10
32-087 F02	70A110368	

DRAWING NUMBER CONVERSION TABLE
(CONT.)

35-001	70A110382 P1
35-002	70A110382 P2
35-003	70A110382 P3
35-008	70A110382 P9
35-009	70A110382 P10
35-014	70A110382 P14
35-016	70A110382 P16
35-020	70A110382 P20
35-022	70A110382 P22
35-024	70A110382 P24
35-027	70A110382 P27
35-036	70A110382 P39
35-041	70A110382 P45
35-053	70A110382 P54
35-054	70A110382 P58
35-055	70A110382 P59
35-056	70A110382 P60
35-059	70A110382 P62
35-060	70A110382 P63
35-063	70A110382 P66
35-064	70A110382 P67
35-082	70A110382 P73
35-083	70A110382 P74
35-092 R01	70A110382 P167
35-094 R02	70A110382 P84
35-096	70A110382 P85
35-096 F01	70A110382 P86
35-115	70A110382 P106
35-116	70A110382 P107
35-117	70A110382 P108
35-118	70A110382 P109
35-119	70A110382 P110
35-126	70A110382 P120

Progress Is Our Most Important Product

GENERAL  ELECTRIC

PROCESS COMPUTER DEPARTMENT

PHOENIX, ARIZONA